Bitfury Jobs in North America
There are 47 Web3 Jobs at Bitfury
bitcoin remote blockchain non tech dev solidity engineer lead senior crypto project manager executive sales backend golang design marketing python defi ci cd smart contract finance legal sys admin operations quality assurance research marketing manager analyst ansible product lead product manager writer technical writer reliability ui ux designer cosmos content marketing vfx copywriting linux front end javascript devops discord meme java protocol protocol engineer office customer success compliance accounting treasury php recruiter wordpress docker rust computer science hardware embedded product marketing angular react
Job Position | Company | Posted | Location | Salary | Tags |
---|---|---|---|---|---|
Bitfury | San Jose, CA, United States | $72k - $75k | |||
Bitfury | San Francisco, CA, United States | $72k - $75k | |||
Bitfury | Austin, TX, United States | $54k - $100k | |||
Bitfury | Toronto, Canada | $54k - $100k | |||
Learn job-ready web3 skills on your schedule with 1-on-1 support & get a job, or your money back. | | by Metana Bootcamp Info | |||
Bitfury | Washington, United States | $23k - $35k | |||
Bitfury | Austin, TX, United States | $23k - $35k | |||
Bitfury | New York, NY, United States | $23k - $35k | |||
Bitfury | Toronto, Canada | $105k - $120k | |||
Bitfury | Boston, MA, United States | $50k - $80k | |||
Bitfury | Austin, TX, United States | $50k - $80k | |||
Bitfury | New York, NY, United States | $50k - $80k | |||
Bitfury | Toronto, Canada | $50k - $80k | |||
Bitfury | Toronto, Canada | $45k - $80k | |||
Bitfury | Boston, MA, United States | $45k - $80k | |||
Bitfury | Austin, TX, United States | $45k - $80k |
Bitfury
$72k - $75k estimated
This job is closed
We are currently searching for a Physical Design Engineer to join our ASIC development team.
Duties and responsibilities:
- Digital Backend/Mixed Signal Design Flow setup and maintenance.
- Backend Implementation (RTL to GDS).
- Library Characterization.
- SPICE simulations.
Qualifications:
- 12+ years experience in driving Tape-out of complex SOC/ASICs.
- Experience in implementing low-power designs on advanced foundry nodes (TSMC/Samsung/GF/Intel).
- Hands-on experience in RTL to GDS flows or methodologies.
- Experience in multiple EDA tools relevant to place and route, STA, Physical verification, Power grid verification, synthesis, DFT, and LP checks.
- Experience with CMOS digital logic function, timing, and power.
- Experience with circuit design flows.
Preferred Qualifications:
- Experience leading one or more aspects of physical design or physical design flow/methodology to successful tapeouts and shipping silicon.
- Experience in extraction of design parameters, QoR metrics, and analysing trends and knowledge of semiconductor device physics and transistor characteristics.
- Experience in IP design and integration.
- Knowledge of semiconductor device physics, transistor characteristics and multiple foundry.