Backend Web3 Jobs in California, United States
134 jobs found
ai analyst backend bitcoin blockchain community manager crypto cryptography cto customer support dao data science defi design developer relations devops discord economy designer entry level erc erc 20 evm front end full stack gaming ganache golang hardhat intern java javascript layer 2 marketing mobile moderator nft node non tech open source openzeppelin pay in crypto product manager project manager react refi research ruby rust sales smart contract solana solidity truffle web3 py web3js zero knowledge
| Job Position | Company | Posted | Location | Salary | Tags |
|---|---|---|---|---|---|
Bitfury | San Francisco, CA, United States | $72k - $75k | |||
Stellar Development Foundation | San Francisco, CA, United States | $18k - $66k | |||
Kava Labs | San Francisco, CA, United States | $90k - $90k | |||
Tendermint | San Francisco, CA, United States | $63k - $100k | |||
| Learn job-ready web3 skills on your schedule with 1-on-1 support & get a job, or your money back. | | by Metana Bootcamp Info | |||
Showtime | San Francisco, CA, United States | $72k - $100k | |||
Ava Labs | San Francisco, CA, United States | $11k - $62k | |||
Ava Labs | San Francisco, CA, United States | $36k - $66k | |||
| | San Francisco, CA, United States | $72k - $100k | |||
| | San Francisco, CA, United States | $63k - $66k | |||
Autograph | Santa Monica, CA, United States | $58k - $75k | |||
BitGo | Palo Alto, CA, United States | $140k - $180k | |||
BitGo | Palo Alto, CA, United States | $36k - $39k | |||
BitGo | San Francisco, CA, United States | $22k - $117k | |||
0x | San Francisco, CA, United States | $54k - $62k |
Bitfury
$72k - $75k estimated
This job is closed
We are currently searching for a Physical Design Engineer to join our ASIC development team.
Duties and responsibilities:
- Digital Backend/Mixed Signal Design Flow setup and maintenance.
- Backend Implementation (RTL to GDS).
- Library Characterization.
- SPICE simulations.
Qualifications:
- 12+ years experience in driving Tape-out of complex SOC/ASICs.
- Experience in implementing low-power designs on advanced foundry nodes (TSMC/Samsung/GF/Intel).
- Hands-on experience in RTL to GDS flows or methodologies.
- Experience in multiple EDA tools relevant to place and route, STA, Physical verification, Power grid verification, synthesis, DFT, and LP checks.
- Experience with CMOS digital logic function, timing, and power.
- Experience with circuit design flows.
Preferred Qualifications:
- Experience leading one or more aspects of physical design or physical design flow/methodology to successful tapeouts and shipping silicon.
- Experience in extraction of design parameters, QoR metrics, and analysing trends and knowledge of semiconductor device physics and transistor characteristics.
- Experience in IP design and integration.
- Knowledge of semiconductor device physics, transistor characteristics and multiple foundry.