Hardware Jobs in Web3
52 jobs found
ai analyst backend bitcoin blockchain community manager crypto cryptography cto customer support dao data science defi design developer relations devops discord economy designer entry level erc erc 20 evm front end full stack gaming ganache golang hardhat intern java javascript layer 2 marketing mobile moderator nft node non tech open source openzeppelin pay in crypto product manager project manager react refi research ruby rust sales smart contract solana solidity truffle web3 py web3js zero knowledge
Job Position | Company | Posted | Location | Salary | Tags |
---|---|---|---|---|---|
Astranis | San Francisco, CA, United States | $98k - $180k | |||
CleanSpark | Georgia |
| |||
Ledger | Paris, France | $84k - $93k | |||
Ledger | Paris, France | $45k - $62k | |||
Learn job-ready web3 skills on your schedule with 1-on-1 support & get a job, or your money back. | | by Metana Bootcamp Info | |||
Ledger | Paris, France | $45k - $62k | |||
CleanSpark | Atlanta, GA, United States |
| |||
CleanSpark | Atlanta, GA, United States | $52k - $73k | |||
Square | San Francisco, CA, United States | $9k - $67k | |||
Ledger | Paris, France |
| |||
Proxy | San Jose, CA, United States | $63k - $100k | |||
Marathon Digital Holdings | Remote | $56k - $90k | |||
Ledger | Paris, France | $54k - $60k | |||
Ledger | Paris, France | $61k - $80k | |||
Ledger | Paris, France | $63k - $100k | |||
Ledger | Paris, France | $54k - $90k |
Astranis
$98k - $180k estimated
This job is closed
As an Engineering Manager, you will be responsible for the delivery of our custom Software Defined Radios. As a team leader you will oversee cradle to grave hardware development: architecture definition, board design, testing, and qualification.
Ideal Candidate:
- An individual who has built and overseen the entire design cycle of FPGA based software defined radios for GEO space telecommunications satellites
- Proven record of delivering custom designed hardware that spans the entire range of signal chain design, integration of FPGAs with high speed data converters, custom power and clocking solutions, and supporting RTL development
- Experience with design and analysis of payloads for satellite communications, including radiation effects within FPGA based systems or highly complex digital devices
- History of leading small teams and mentoring employees, strong communication skills, and ability to make high impact decisions under uncertainty.
Role:
- Lead and develop a team of electrical engineers to design industry shattering software defined radios capable of running complex signal processing algorithms in space!
- Oversee and manage design workflows for highly complex PCBAs with integrated compute, high speed I/O, data converters, and power distribution.
- Architect ultra high-speed mixed signal systems to achieve the most efficient and flexible communications payloads, integrating them with the rest of the spacecraft
- Ensure competitiveness through continuous technical innovation and industry expertise
Requirements:
- B.S. or higher in electrical or computer engineering, or similar technical degree
- 8+ years of professional experience in mixed-signal and high-speed digital hardware design. Examples include FPGAs, high speed data converters, SerDes and high speed serial links, networking, JESD204C
- 8+ years of PCB-level experience designing hardware from concept through production (schematic capture, layout, bring-up, characterization, etc)
- Proven leadership through project management, mentorship, and people management experience
- A passion for hardware development, including working in a fast-paced environment and hands-on design
Bonus:
- Strong background in mixed signal system performance measurement, design validation, and debugging (EVM testing, spur analysis, multi-carrier measurements, etc)
- Experience simulating high speed digital protocols using Ansys SIwave, Keysight ADS, or similar tools
- Experience with Altium or similar EDA tools for high-density PCB design
- Strong background in digital communications theory and measurement of radio nonidealities (HD, IMD, IQ imbalance, gain ripple, group delay distortion, etc)